

SECRET 11000




Fig. 1
(prior art)

ESCON FRONT END
(prior art)




Fig 2





Fig-4a 100






Fig. 4b




Fig. 4c




Fig. 4d

TABLE II

8100 0320 [WO]: ESCON Receiver Control Register

0				4				8				12				16				20				24				28			
CMC	RSO	RSO	EN	CMR	RSO	RSO	RSO	EN	CMR	RSO	RSO	RSO	RSO	EN	CMR	RSO	RSO	RSO	RSO	EN	CMR	RSO	RSO	RSO	RSO	EN	CMR	RSO	RSO	RSO	RSO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	

Notes

Mnemonic Size Description

- CMC 1b 1=Clear Machine Check conditions
- FSr 1b 1=Enable Frame Reception (Clear STOPPED interrupt and conditions)
- CMR 1b 1=Clear BER Condition
- EnG 1b 1=Enable loading G bit
- G 1b 1=Put next incoming frame into G-FFO
- EnBx 1b 0=Put next incoming frame into FrameStore
- BINDX 5b 1=Enable loading BINDX
- Boundary Index (written only when EnBx=1)

TABLE III

8100 0320 [RO]: ESCON Receiver Status Register

0				8				16				24				28			
DPE	SQI	FRI	STP	GF	FOVF	GOVF	ABN	FULL	G	BSY	FRM	SEQ	SEQ	SEQ	SEQ	IO3	IO2	IO1	IO0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Mnemonic	Size	Description	Notes
DPE	1b	1=CPU Data Parity Error on write (Cleared when RcvCt/CMC is asserted)	UGLY
SQI	1b	1=Sequence interrupt status (Cleared immediately after RcvStat register is read)	GOOD
FRI	1b	1=Frame interrupt status (Cleared immediately after RcvStat register is read)	GOOD
STP	1b	1=Stopped interrupt status	BAD
GF	1b	1=Receiver G-FIFO Full. This bit is "live" status of the 'Full' flag.	BAD
FOVF	1b	1=Overflow condition detected on FrameStore (causes STP to assert)	BAD
GOVF	1b	1=Overflow condition detected on G-FIFO (causes STP to assert)	BAD
ABN	1b	1=Abnormal condition detected (causes STP to assert)	BAD
FULL	1b	1=FrameStore full. No more frames allowed in FrameStore or G-FIFO because header section of FrameStore is full as defined by BINDX (Cleared on writing RcvCt/BINDX)	
G	1b	G-bit status	BAD
BSY	1b	1=Receiver FrameStore Busy Error	GOOD
FRM	1b	1=Frame was received	GOOD
SEQ	5b	Sequence being received on the link: 1xxx: Rsvd_Seq x1xxx: IDLE 00100: NOS 00101: UD 00110: UDR 00111: OFL	(Cleared immediately after RcvStat register is read)
LOS	1b	1=LossOfSync (LOS) Detected	
WINDX	5b	Slot number for NEXT received frame	
BINDX	5b	Current Boundary Slot number	

TABLE IV

8100 0324 [RW]: ESCON Receiver Mask-Miscellaneous Register

0				4				8				12				16				20				24				28			
SpEn	LoSEn	RsqEn	IdlEn	VsqEn	FrmEn	HLB	EnDisp	Busy	BER	MajR	MinR	SpEn	LoSEn	RsqEn	IdlEn	VsqEn	FrmEn	HLB	EnDisp	Busy	BER	MajR	MinR	SpEn	LoSEn	RsqEn	IdlEn	VsqEn	FrmEn	HLB	EnDisp
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Notes

Mnemonic Size Description

SpEn	1b	1=Enable Stop Interrupt
LoSEn	1b	1=Enable LOS Interrupt
RsqEn	1b	1=Enable Rsq interrupt
IdlEn	1b	1=Enable Idle interrupt
VsqEn	1b	1=Enable VSQ interrupt
FrmEn	1b	1=Enable Frame interrupt
HLB	1b	Enable Hotlink Loopback: 1=Receive data from Hotlink Transmitter 0=Receive data from Optical Link
EnDisp	1b	1=Enable G-FIFO disparity generator
Busy	1b	1=Software is busy. Instruct hardware to return Link-Busy for connection frames.
BER	1b	1=Bit-error Violation detected.
MajR	4b	Major Revision of RCVR LCA
MinR	4b	Minor Revision of RCVR LCA

Software must write '1' to clear this bit.
Read-Only
Read-Only

TABLE V

8100 0328 [RW]: ESCON Receive Diagnostic Register																															
0				4				8				12				16				20				24				28			
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Mnemonic	Size	Description	Notes
WrBOF	1b	1=Execute write operation to incoming G-FIFO	Write-Only
BOFD	8b	Data byte to be written to incoming G-FIFO. Initializes to 00h when RCVR is reset.	

SECRET

Fig-5a




Fig 5b




Fig 5d





Fig. 5c

TABLE VI

8100 0340 [RW]: ESCON Transmitter Frame Register

0				8				12				16				20				24				28							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Mnemonic	Size	Description	Notes
TxSt	1b	1=Start frame transmission	Write-Only
G	1b	Location of Frame DIB: 0=DIB in Frame Store 1=DIB in G-FIFO	Link frames should have bit clear; Device frames can have either clear/set
HLOC	2b	Location of Frame Header	
DELIM	2b	Frame Delimiters: 00=PSOF, PEOF 01=CSOF, PEOF 10=PSOF, DEOF 11=Not Defined	
EnP	1b	1=Enable Pacing (pacing bytes are appended to end of this frame)	
FrLen	11b	Frame Length (Header + DIB)	

TABLE VII

8100 0344 [WO]: ESCON Transmitter Control Register

0				4				8				12				16				20				24				28			
CMO	MSO	CIE	FSEn	FEEn	CCRC	EXP	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO	MSO		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W		

Notes

Mnemonic Size Description

- CMC 1b 1=Clear Machine Check conditions
- CIE 1b 1=Clear Frame-Error interrupt and conditions
- FSEn 1b 1=Enable Frame-Sent interrupt
- FEEn 1b 1=Enable Frame-Error interrupt
- CCRC 1b 1=Clear the Xmit G-FIFO Symmetrix CRC
- EXP 1b 1=Flush the entire Xmit pipeline

TABLE IX

8100 0348 [RW]: ESCON Transmitter Pacing-Loop-Sequence Register																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
0				4				8				12				16				20				24				28																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
SEQ	SEQ	SEQ	SEQ	SDO	TXEN	EnDisp	Pace	Pace	Pace	Pace	Pace	Pace	Pace	BIST	SVS	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RVSD	RV

Notes

Mnemonic Size Description

SEQ	4b	Sequence Identifier	
		1111: Offline	
		1001: Not Operational	
		1011: UD	
		1101: UDR	
		xxx0: Idle	
		0xx1: Reserved	
SDO	1b	1=Enable Pseudo Frame condition	Active-Low
TXEN	1b	0=Enable Fiber-Optic Transmitter	
EnDisp	1b	1=Enable Xmit G-FIFO disparity checker	
Pace	8b	Pacing Count - 1's complement	
BIST	1b	0=Enable Hotlink Built-In Self-Test (diagnostic)	not yet implemented
SVS	1b	1=Send Violation Sequence (diagnostic)	not yet implemented
BLC	8b	BIST Loop Counter (diagnostic)	not yet implemented

TABLE X

8100 034C [RO]: ESCON Transmitter Bottom-Of-FIFO Register																											
0				4				8				12				16				20				24			
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27

Mnemonic	Size	Description	Notes
BOFD	8b	Data byte read from outgoing G-FIFO	Read-Only

Fig-6




TABLE XI

8100 0310 [RW]: Assembler/Disassembler Command Register

0				4				8				12				16				20				24				28			
EnXfr	DIR	EnDSP	wCRC	FF	RSVD	RSVD	PAD	Acrc0	Acrc1	Acrc2	Acrc3	Acrc4	Acrc5	Acrc6	Acrc7	XC0	XC1	XC2	XC3	XC4	XC5	XC6	XC7	XC8	XC9	XC10	XC11	XC12	XC13	XC14	XC15
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Mnemonic

Size Description

Notes

EnXfr	1b	1=Enable Transfer	
DIR	1b	1=Write (Line to DPR) 0=Read (DPR to Line)	
EnDSP	1b	1=Enable disparity generator	
wCRC	1b	1=Enable appending CRC to end of data	
FF	1b	1=Flush FIFO	
PAD	1b	1=Enable 0 padding through ADT pipe	
Acrc0-Acrc7	8b	Accumulated CRC for current transfer	
XC0-XC15	16b	Number of bytes to transfer	Readback gives # of bytes remaining to transfer

TABLE XII

8100 0314 [RW]: Assembler/Disassembler Status Register

0				4				8				12				16				20				24				28			
CC	Idle	REQ	CRCerr	PfErr	TdFF	RSVD	PAD	XPErr	PdErr	PaErr	PRErr	RSVD	RSVD	RSVD	RSVD	MqR	MqR	MqR	MqR	MqR	MqR	MqR	MqR	MnR	MnR	MnR	MnR	MnR	MnR	MnR	
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Mnemonic

Size Description

Notes

CC	1b	1=Machine is Idle	
REQ	1b	1=ADT Request Outstanding to Middle Machine	H/W diagnostic use
PfErr	1b	1=Parity Error in SCSI transfer	BAD
Pderr	1b	1=Processor Data Bus Parity Error detected	BAD
Paerr	1b	1=Processor Address Bus Parity Error detected	BAD
CRCerr	1b	1=CRC not zero	
Acrc0-Acrc7	8b	Accumulated CRC for current transfer	
CC0-CC15	16b	Current transfer count	





Fig-7






Fig-9




Fig-10

[illegible][illegible][illegible]

Mnemonic	Size	Description	Notes
AD0-AD31	32b	Mirror Global Memory DWord Address for Mirror Write Operations, or Destination Address for COPY operation	

TABLE XV

8100 0308 [RW]: ADT Command & Transfer Length Register
 8100 0708 [RW]: DMA0 Command & Transfer Length Register
 8100 0B08 [RW]: DMA1 Command & Transfer Length Register
 8100 0F08 [RW]: COPY Command & Transfer Length Register

0		4		8		12		16		20		24		28																	
RSVD	RSVD	TL0	TL1	TL2	TL3	TL4	TL5	TL6	TL7	TL8	TL9	TL10	TL11	TL12	TL13	RSVD	RSVD	MIR	COPY	FP	EC	FE	EOT	RSVD	RW	XOR	SVC	LOCK	RSVD	SPAR	EC
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Mnemonic	Size	Description	Notes
TL0-TL13	14b	Number of DWords to read or write	
MIR	1b	1=Mirror all Global Memory writes to the Mirror Address given in the Mirror Address Pointer	
COPY	1b	1=Perform a true DMA operation; Reads occur from the primary Address Pointer, Writes are destined for the Copy Address Pointer; Transfer length is given by TL0-13.	RW must be set; SVC&MIR are illegal; XOR may be used
FP	1b	Middle Machine First Pass internal arbiter bit	Must be set to '1'
IEC	1b	Middle Machine Internal Enable Channel	Must be set to '1'
FE	1b	1=Fatal Error Occurred During Transfer	
EOT	1b	1=End Of Transfer has occurred	When Read
RW	1b	1=Force End Of Transfer protocol in Middle Machine	When Written
XOR	1b	1=Read 0=Write	
SVC	1b	1=XOR the new data with the current data in Global Memory, then store the result in Global Memory	Only valid for Writes with or without Mirror
LOCK	1b	1=Backplane cycles will be initiated as Service Cycles	
RSVD	1b	1=Lock Memory	
SPAR	1b	Reserved Command bit	Must be set to '0'
EC	1b	Backplane SPARE bit	Must be set to '0'
		1=Enable Channel	An interrupt will be generated after the Middle Machine completes current pass
		0=Disable Channel	

8100 0308 0708 0B08 0F08

TABLE XVI

8100 030C [RW]: ADT Status/Upper & Lower Pointers
 8100 070C [RW]: DMA0 Status/Upper & Lower Pointers
 8100 0B0C [RW]: DMA1 Status/Upper & Lower Pointers
 8100 0F0C [RW]: COPY Status/Upper & Lower Pointers

0				4				8				12				16				20				24				28			
ERR	CTMS	ETNZ	UEC0	LEC1	MPE	RSVD	INITS	CC0	CC1	CC2	CC3	LEC0	LEC1	LEC2	DMC	UP0	UP1	UP2	UP3	UP4	UP5	UP6	UP7	UP0	UP1	UP2	UP3	UP4	UP5	UP6	UP7
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Mnemonic	Size	Description	Notes
ERR	1b	1=An Error Occurred during the transfer	
CTMS	1b	1=Count Miss occurred	
ETNZ	1b	1=Ending Transfer Count Not Zero error occurred	
UEC0-1	2b	Upper Error Codes	See table below
MPE	1b	1=Machine Parity Error occurred (CPU Parity Error / Internal Parity Error)	
INITS	1b	1=Global Memory reported Initial Status	
CC0-CC3	4b	Ending Global Memory Condition Codes	0101=good status
LEC0-2	3b	Lower Error Codes	See table below
DMC	1b	1=DMA Operation Completed	
UP0-UP7	8b	Upper Machine DPR Pointer	
LP0-LP7	8b	Lower Machine DPR Pointer	

M0/M1 Condition Codes:

Condition Code	Meaning	Notes
0101 (5)	Good Ending Status (No Errors)	
1001 (9)	Protocol Error	
1110 (E)	Count Miss	
1000 (8)	R/W Mismatch	
1010 (A)	Multi-bit Error	
0011 (3)	Single-bit Error	
0111 (7)	Memory Internal Error	
1101 (D)	More Than One Ending Status Error	

Upper Error Codes:

Code	Meaning
00 (0)	No Upper Machine Hardware Errors
01 (1)	Short Timeout Occurred
10 (2)	Long Timeout Occurred
11 (3)	Lock Timeout or Upper Machine Command Parity Error Occurred

Lower Error Codes:

Code	Meaning
000 (0)	No Lower Machine Hardware Errors
001 (1)	Single-Bit EDAC Error Detected
010 (2)	Reserved
011 (3)	Multi-Bit EDAC Error Detected
100 (4)	Parity Error detected on SDIO bus
101 (5)	Reserved
110 (6)	Illegal Lower Machine/ASMD Transfer Size Detected
111 (7)	ASMD Lower Machine Command Parity Error

Lower Arbiter




Fig. 11

Lower Control




Fig- 12

Lower Completer




Fig. 13

Upper Arbiter




Fig. 14

Upper Control




Fig. 15

Upper Completer




Fig. 16

Fig- 17

